# A - 823

#### Hardware Manual

#### Warranty

All products manufactured by ICP DAS are warranted against defective materials for a period of one year from the date of delivery to the original purchaser.

### Warning

ICP DAS assume no liability for damages consequent to the use of this product. ICP DAS reserves the right to change this manual at any time without notice. The information furnished by ICP DAS is believed to be accurate and reliable. However, no responsibility is assumed by ICP DAS for its use, nor for any infringements of patents or other rights of third parties resulting from its use.

### Copyright

Copyright 1997 by ICP DAS. All rights are reserved.

#### **Trademark**

The names used for identification only may be registered trademarks of their respective companies.

#### License

The user can use, modify and backup this software **on a single machine.**The user may not reproduce, transfer or distribute this software, or any copy, in whole or in part.

1

### **Tables of Contents**

In	troduction	3
1.1	General Description	3
1.2	Features	3
1.3	Specifications	4
1.4	Applications	5
1.5	Product Check List	6
Н	ardware Configuration	7
2.1	Board Layout	7
2.2	I/O Base Address Setting	8
2.3	Jumper Setting	10
2.4	I/O Register Address	16
2.5	Digital I/O	25
2.6	8254 Timer/Counter	26
2.7	A/D Conversion	27
2.8	D/A Conversion	31
2.9	Analog Input Signal Connection	33
2.10	Using DB-8235 CJC Output	37
Ca	onnector	38
4.1	CN1/CN2/CN3 Pin Assignment	38
3.2	Daughter Board	41
4.2		
4.3		
5.1		
5.2		
	1.1 1.2 1.3 1.4 1.5 H 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 C 4.1 3.2 C 4.1 4.2 4.3 D 5.1	1.2 Features

## 1. Introduction

## 1.1 General Description

The A-823PGL/PGH is a high performance, multifunction analog, digital I/O board for the PC AT compatible computer. The A-823PGL provides low gain (0.5, 1, 2, 4, 8). The A-823PGH provides high gain (0.5,1,5,10,50,100,500,1000). The A-823PGL/PGH contains a 12-bit ADC with up to 16 single-ended or 8 differential analog inputs. The maximum sample rate of A/D converter is about 100 k sample/sec. There are two 12-bits DAC with voltage outputs, 16 channels of TTL-compatible digital input, 16 channels of TTL-compatible digital output and one 16-bit counter/timer channel for timing input and output.

Using ASC-TI486/33 M CPU board of ICP as a target PC based system, the performance of A/D conversion is given below:

Polling mode : about 100 k sample/sec (with single-task OS)
 Interrupt mode : about 60 k sample/sec (with single-task OS)
 DMA mode : about 100 k sample/sec (with single-task OS)

### 1.2 Features

- The maximum sample rate of A/D converter is about 100 k sample/sec.
- Software selectable input ranges
- PC AT compatible ISA bus
- A/D trigger mode : software trigger , pacer trigger, external trigger
- 16 single-ended or 8 differential analog input signals
- Programmable high gain : 0.5,1,5,10,50,100,500,1000 (A-823PGH)
- Programmable low gain : 0.5,1,2,4,8 (A-823PGL)
- 2 channel unipolar / bipolar 12-bit D/A voltage output
- 16 digital input /16 digital output (TTL compatible)
- Interrupt handling
- Bipolar/unipolar operation
- 1 channel general purpose programmable 16 bits timer/counter

# 1.3 Specifications

Model Name	A-823PHG/PGL
Analog Input	A-0251 HG/1 GL
Channels	16 single-ended / 8 differential
A/D Converter	12-bit, 8 μs conversion time
Sampling Rate	125 kS/s. max.
Over voltage Protection	Continuous +/-35 Vp-p
Input Impedance	10 MΩ/6 pF
Trigger Modes	Software, Pacer, External, Event
Data Transfer	Polling, Interrupt, DMA
Accuracy	0.01 % of FSR ±1 LSB @ 25 °C, ± 10 V
Zero Drift	15 ppm/°C of FSR
Analog Output	13 ррш с 011 5К
Channels	2 independent
Resolution	12-bit
Accuracy	0.01 % of FSR ± 1 LSB @ 25 °C, ± 10 V
Output Range	Unipolar: 0 ~ 5 V, 0 ~10 V or +/- 5 V, +/- 10 V
Output Range	Bipolar: +/-10 V
Output Driving	+/- 5 mA
Slew Rate	0.6 V/μs
Output Impedance	0.1 Ω max.
Operating Mode	Software
Digital Input	Software
Channels	16
Compatibility	5 V/TTL
Input Voltage	Logic 0: 0.8 V max.
input voltage	Logic 1: 2.0 V min.
Response Speed	1.0 MHz (Typical)
Digital Output	(1)
Channels	16
Compatibility	5 V/TTL
Output Voltage	Logic 0: 0.4 V max.
a mp m v a a mga	Logic 1: 2.4 V min.
Output Capability	Sink: 0.8 mA @ 0.8 V
The state of the s	Source: -2.4 mA @ 2.0 V
Response Speed	1.0 MHz (Typical)
Timer/Counter	\ 21 /
Channels	3 independent
Resolution	16-bit
Compatibility	5 V/TTL
Input Frequency	10 MHz max.
Reference Clock	Internal: 2 MHz
General	
Bus Type	ISA
I/O Connector	Female DB37 x 1
	20-pin box header x 2
Dimensions (L x W x D)	163 mm x 124 mm x 22 mm
Power Consumption	960 mA @ +5 V
Operating Temperature	0 ~ 60 °C
Storage Temperature	-20 ~ 70 °C
Humidity	5 ~ 85% RH, non-condensing

• Analog Input Range : (software programmable)

Model	A-823PGL (Low-Gain)								
Gain	0.9	5	1		2	4		8	
Unipolar (V)			0 ~ 10	0	~ 5	0 ~ 2.5		0 ~ 1.25	
Bipolar (V)	+/-	10	+/- 5	+/	- 2.5	+/- 1.25		+/- 0.0625	
Sampling Rate Max.		125 kS/s							
Model	A-823P	GH (High-	-Gain)						
Gain	0.5	1	5	10	50	100	500	)	1000
Unipolar (V)		0 ~ 10		0 ~ 1		0 ~ 0.1			0 ~ 0.01
Bipolar (V)	+/- 10	+/- 5	+/- 1	+/- 0.5	+/- 0.1	+/- 0.05	+/- 0.	.01	+/- 0.005
Sampling Rate Max.	125 kS/s		80 kS/s		10 kS/s		1 kS/s		

## 1.3.1 Direct Memory Access Channel (DMA)

Level: CH1 or CH3, jumper selectableEnable: via DMA bit of control register

• Termination : by interrupt on T/C

• Transfer rate: 125 k conversions/sec.(DOS Software manual, sec. 4.11)

# 1.4 Applications

- Signal analysis
- FFT & frequency analysis
- Transient analysis
- Production test
- Process control
- Vibration analysis
- Energy management
- Industrial and lab. measurement and control

## 1.5 Product Check List

The package includes the following items:


- One piece of A-823PGL/PGH multifunction card
- One company floppy diskette or CD
- One Quick Start Guide

### **Attention!**

If any of these items is missing or damaged, contact the dealer who provides you this product. Save the shipping materials and carton in case you want to ship or store the product in the future.


# 2. Hardware Configuration

# 2.1 Board Layout



# 2.2 I/O Base Address Setting

The A-823PGL/PGH occupies 16 consecutive locations in I/O address space. The base address is set by DIP switch SW1. The default address is 0x220.



Default Base Address 220 Hex

### For Example

## How to select 2 2 0 (Hex)

OFF  $\rightarrow$  1 ON  $\rightarrow$  0

	2	2		0			
	OFF	ON	ON	ON	OFF	ON	
$\rightarrow$	1	0	0	0	1	0	
	A9	A8	A7	A6	A5	A4	

The detail SW1 base addresses setting. Please refer to **2.2.1 Base Address Table.** 

### 2.2.1 Base Address Table

(\*): Default base address

Base Adders	1	2	3	4	5	6
base Adders	<b>A9</b>	<b>A8</b>	<b>A7</b>	<b>A6</b>	A5	<b>A4</b>
200-20F	OFF	ON	ON	ON	ON	ON
210-21F	OFF	ON	ON	ON	ON	OFF
220-22F (*)	OFF	ON	ON	ON	OFF	ON
230-23F	OFF	ON	ON	ON	OFF	OFF
240-24F	OFF	ON	ON	OFF	ON	ON
250-25F	OFF	ON	ON	OFF	ON	OFF
260-26F	OFF	ON	ON	OFF	OFF	ON
270-27F	OFF	ON	ON	OFF	OFF	OFF
280-28F	OFF	ON	OFF	ON	ON	ON
290-29F	OFF	ON	OFF	ON	ON	OFF
2A0-2AF	OFF	ON	OFF	ON	OFF	ON
2B0-2BF	OFF	ON	OFF	ON	OFF	OFF
2C0-2CF	OFF	ON	OFF	OFF	ON	ON
2D0-2DF	OFF	ON	OFF	OFF	ON	OFF
2E0-2EF	OFF	ON	OFF	OFF	OFF	ON
2F0-2FF	OFF	ON	OFF	OFF	OFF	OFF
300-30F	OFF	OFF	ON	ON	ON	ON
310-31F	OFF	OFF	ON	ON	ON	OFF
320-32F	OFF	OFF	ON	ON	OFF	ON
330-33F	OFF	OFF	ON	ON	OFF	OFF
340-34F	OFF	OFF	ON	OFF	ON	ON
350-35F	OFF	OFF	ON	OFF	ON	OFF
360-36F	OFF	OFF	ON	OFF	OFF	ON
370-37F	OFF	OFF	ON	OFF	OFF	OFF
380-38F	OFF	OFF	OFF	ON	ON	ON
390-39F	OFF	OFF	OFF	ON	ON	OFF
3A0-3AF	OFF	OFF	OFF	ON	OFF	ON
3B0-3BF	OFF	OFF	OFF	ON	OFF	OFF
3C0-3CF	OFF	OFF	OFF	OFF	ON	ON
3D0-3DF	OFF	OFF	OFF	OFF	ON	OFF
3E0-3EF	OFF	OFF	OFF	OFF	OFF	ON
3F0-3FF	OFF	OFF	OFF	OFF	OFF	OFF

The PC I/O port mapping is given below.

1 HC 1 C 1/ C P	The Telly oper mapping is given below.							
ADDRESS	Device	ADDRESS	Device					
000-1FF	PC reserved	320-32F	XT Hard Disk					
200-20F	Game/control	378-37F	Parallel Printer					
210-21F	XT Expansion Unit	380-38F	SDLC					
238-23F	Bus Mouse/Alt. Bus Mouse	3A0-3AF	SDLC					
278-27F	Parallel Printer	3B0-3BF	MDA/Parallel Printer					
2B0-2DF	EGA	3C0-3CF	EGA					
2E0-2E7	AT GPIB	3D0-3DF	CGA					
2E8-2EF	Serial Port	3E8-3EF	Serial Port					
2F8-2FF	Serial Port	3F0-3F7	Floppy Disk					
300-31F	Prototype Card	3F8-3FF	Serial Port					

# 2.3 Jumper Setting

Jumper reference table


JP1	JP2	JP3	JP4	JP5	JP6
D/A	D/A	A/D	A/D	IRQ	Internal /
Internal	Internal/	Single-end/	Internal /	selection	External clock
reference	External	Differential	External		selection
voltage	reference	selection	trigger		
selection	selection		selection		
Page 10	Page 11	Page 11	Page 12	Page 12	Page 13


JP7	JP8	ЈР9	JP10	JP11	
DMA	DMA	Event trigger	D/A CH0	D/A CH1	
DACK	DRQ channel	selection	Unipolar /	Unipolar /	
channel	selection		Bipolar	Bipolar	
selection			selection	selection	
Page 14	Page 14	Page 13	Page 10	Page 10	

D/A output range jumper setting reference table

JP1	JP2	JP10	JP11	D/A Output range
-5 V	Internal	Unipolar	Unipolar	D/A CH0 0~5 V
				D/A CH1 0~5 V
-5 V	Internal	Bipolar	Unipolar	D/A CH0 ±5 V
				D/A CH1 0~5 V
-5 V	Internal	Unipolar	Bipolar	D/A CH0 0~5 V
				D/A CH1 ±5 V
-5 V	Internal	Bipolar	Bipolar	D/A CH0 ±5 V
				D/A CH1 ±5 V
-10 V	Internal	Unipolar	Unipolar	D/A CH0 0~10 V
				D/A CH1 0~10 V
-10 V	Internal	Bipolar	Unipolar	D/A CH0 ±10 V
				D/A CH1 0~10 V
-10 V	Internal	Unipolar	Bipolar	D/A CH0 0~10 V
				D/A CH1 ±10 V
-10 V	Internal	Bipolar	Bipolar	D/A CH0 ±10 V
				D/A CH1 ±10 V

### 2.3.1 JP1: D/A Internal Reference Voltage Selection






Select (-5 V) : D/A voltage output =  $0 \sim 5$  V (both channel) Select (-10 V) : D/A voltage output =  $0 \sim 10$  V (both channel)


JP1 is validate only if JP2 select D/A internal reference voltage


### 2.3.2 JP10, JP11 D/A Unipolar /Bipolar Operation


The A-823PG series provides unipolar or bipolar mode analog output; it can be jumper setting by JP10, JP11. The JP10 for D/A channel 10, JP11 for D/A channel 1




### 2.3.3 JP2 : D/A Int/Ext Ref Voltage Selection











If JP2 select **internal reference**, then JP1 select **-5 V/-10 V** internal reference voltage. If JP2 select **external reference**, then **ExtRef1**, **CN3 pin 31**, is the external reference voltage for DA channel 1; and **ExtRef2**, **CN3 pin 12**, is the external reference voltage for DA Channel 2. If user provides AC +/- 10 V external reference voltage, the D/A output voltage may be AC -/+ 10 V

## 2.3.4 JP3: Single-ended/Differential Selection






The A-823PGL/PGH offer 16 single-ended or 8 differential analog input signals. The JP3 select single-ended/differential. The user can not select single-ended and differential simultaneously.


### Refer to Sec. 2.9 first.

## 2.3.5 JP4 : A/D Trigger Source Selection



The A-823PGL/PGH supports two trigger type, **internal trigger** and **external trigger**. The external trigger comes from **ExtTrg**, **CN3** pin 17. There are two types of internal trigger, **software trigger** and **pacer trigger**. The details information is given in section 2.4.8.


## 2.3.6 JP5: Interrupt Level Selection




The interrupt channel <u>can not be shared.</u> The A-823 software driver can support 8 different boards in one system but only **2 of these cards** can use interrupt transfer function.

### 2.3.7 JP6: User Timer/Counter Clock Input

#### Selection






The A-823PGL/PGH has 3 independent 16 bits timer/counter. The cascaded counter1 and counter2 are used as **pacer timer**. The counter0 can be used as a user programmable timer/counter. The user programmable timer/counter can select **2 M internal clock** or **external clock ExtCLK, CN3 pin 37**. The block diagram is given in section 2.6. The clock source must be very **stable.** It is recommended to use internal 2 M clock.

The A-823PGL/PGH software driver uses the counter0 as a machine independent timer. If user program call **A823\_Delay()** subroutine, the counter0 will be programmed as a machine independent timer. The detail information is given in section 2.6.

NOTE: if use A823\_Delay(), the JP6 must select internal 2 M clock.


### 2.3.8 JP9 Event Trigger


The A-823PG series provides event trigger function, It can control the 8254 internal trigger gate from the 8254 counter 0.




## 2.3.9 JP7: DMA DACK Selection, JP8: DMA DRQ

### **Selection**







**The DMA channel can not shared.** The A-823 software driver can support 8 different boards in one PC based system, but only **two of these boards** can use DMA transfer function.

# 2.4 I/O Register Address

The A-823PGL/PGH occupies 16 consecutive PC I/O addresses. The following table lists the registers and their locations.

Address	Read	Write			
Base+0	8254 Counter 0	8254 Counter 0			
Base+1	8254 Counter 1	8254 Counter 1			
Base+2	8254 Counter 2	8254 Counter 2			
Base+3	Reserved	8254 Counter Control			
Base+4	A/D Low Byte	D/A Channel 0 Low Byte			
Base+5	A/D High Byte	D/A Channel 0 High Byte			
Base+6	DI Low Byte	D/A Channel 1 Low Byte			
Base+7	DI High Byte	D/A Channel 1 High Byte			
Base+8	Reserved	A/D Clear Interrupt Request			
Base+9	Reserved	A/D Gain Control			
Base+A	Reserved	A/D Multiplexer Control			
Base+B	Reserved	A/D Mode Control			
Base+C	Reserved	A/D Software Trigger Control			
Base+D	Reserved	DO Low Byte			
Base+E	Reserved	DO High Byte			
Base+F	Reserved	Reserved			

### 2.4.1 8254 Counter

The 8254 Programmable timer/counter has 4 registers from Base+0 through Base+3. For detailed programming information about 8254, please refer to Intel's "Microsystem Components Handbook".

Address	Read	Write
Base+0	8254 Counter 0	8254 Counter 0
Base+1	8254 Counter 1	8254 Counter 1
Base+2	8254 Counter 2	8254 Counter 2
Base+3	Reserved	8254 Counter Control

### 2.4.2 A/D Input Buffer Register

(READ) Base+4: A/D Low Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D7	D6	D5	D4	D3	D2	D1	D0

(READ) Base+5 : A/D High Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	BUSY	D11	D10	D9	D8

A/D 12 bits data: D11.....D0, D11=MSB, D0=LSB

BUSY =1 : A/D 12 bits data is busy

=0 : A/D 12 bits data is ready

The low 8 bits A/D data are stored in address BASE+4 and the high 4 bits data are stored in address BASE+5. The BUSY bit is used as an indicator for A/D conversion. When an A/D conversion is completed, the BUSY bit will be clear to zero.

### 2.4.3 D/A Output Latch Register

(WRITE) Base+4: Channel 1 D/A Low Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D7	D6	D5	D4	D3	D2	D1	D0

(WRITE) Base+5: Channel 1 D/A High Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X	X	X	X	D11	D10	D9	D8

(WRITE) Base+6: Channel 2 D/A Low Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D7	D6	D5	D4	D3	D2	D1	D0


(WRITE) Base+7: Channel 2 D/A High Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X	X	X	X	D11	D10	D9	D8

D/A 12 bits output data: D11..D0, D11=MSB, D0=LSB, X=don't care

The D/A converter will convert the 12 bits digital data to analog output. The low 8 bits of D/A channel 1 are stored in address BASE+4 and high 4 bits are stored in address BASE+5. The address BASE+6 and BASE+7 store the 12 bits data for D/A channel 2. The D/A output latch registers are designed as a "double buffered" structure, so the analog output latch registers will be updated until the high 4 bits digital data are written. If the user sends the high 4 bits data first, the DA 12 bits output latch registers will update at once. So the low 8 bits will be the previous data latched in register. This action will cause an error on DA output voltage. So the user must send low 8 bits first and then send high 4 bits to update the 12 bits AD output latch register.

NOTE: Send low 8 bits first, then send high 4 bits.



### 2.4.4 D/I Input Buffer Register

(READ) Base+6: D/I Input Buffer Low Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D7	D6	D5	D4	D3	D2	D1	D0

(READ) Base+7: D/I Input Buffer High Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D15	D14	D13	D12	D11	D10	D9	D8

D/I 16 bits input data: D15..D0, D15=MSB, D0=LSB

The A-823PGL/PGH provides 16 TTL compatible digital inputs. The low 8 bits are stored in address BASE+6. The high 8 bits are stored in address BASE+7.

### 2.4.5 Clear Interrupt Request

(WRITE) Base+8: Clear Interrupt Request Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X	X	X	X	X	X	X	X

X=don't care, XXXXXXXX=any 8 bits data is validate

If A-823PGL/PGH is working in the interrupt transfer mode, an on-board hardware status bit will be set after each A/D conversion. This bit must be **clear by software** before next hardware interrupt. Writing any value to address BASE+8 will clear this hardware bit and the hardware will generate another interrupt when next A/D conversion is completed.

### 2.4.6 A/D Gain Control Register

(WRITE) Base+9: A/D Gain Control Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X	X	X	X	GAIN3	GAIN2	GAIN1	GAIN0

The Only difference between A-823PGL and A-823PGH is the **GAIN** control function. The **A-823PGL provides gain factor of 1/2/4/8** and **A-823PGH provides 1/10/100/1000.** The gain control register control the gain of A/D input signal. Bipolar/Unipolar will affect the gain factor.

It is important to select the correct gain-control-code according to Bipolar/Unipolar input.

**NOTE**: If gain control code changed, the hardware need to delay extra gain settling time. The gain settling time is different for different gain control code. The software driver does not take care of the gain settling time, so the user needs to delay the gain settling time if gain changed. If the application program needs to run in different machines, the user needs to implement a machine independent timer. The software driver, A823\_Delay(), is designed for this purpose. If user uses this subroutine then the counter2 introduced in sec 2.6 is reserved by software driver to implement this machine independent timer.

### A-823PGL GAIN CONTROL CODE TABLE

BI/UNI	Settling Time	GAIN	Input Range	GAIN3	GAIN2	GAIN1	GAIN0
BI	23 μs	1	+/- 5 V	0	0	0	0
BI	23 μs	2	+/- 2.5 V	0	0	0	1
BI	25 μs	4	+/- 1.25 V	0	0	1	0
BI	28 μs	8	+/- 0.625 V	0	0	1	1
UNI	23 μs	1	0 V ~ 10 V	0	1	0	0
UNI	23 μs	2	0 V ~ 5 V	0	1	0	1
UNI	25 μs	4	0 V ~ 2.5 V	0	1	1	0
UNI	28 μs	8	0 V ~ 1.25 V	0	1	1	1
BI	23 μs	0.5	+/- 10 V	1	0	0	0

BI=Bipolar, UNI=Unipolar, X=don't care, N/A=not available

### A-823PGH GAIN CONTROL CODE TABLE

BI/UN	Settling Time	GAIN	Input Range	GAIN3	GAIN2	GAIN1	GAIN0
BI	23 μs	1	+/- 5 V	0	0	0	0
BI	28 μs	10	+/- 0.5 V	0	0	0	1
BI	140 μs	100	+/- 0.05 V	0	0	1	0
BI	1300 μs	1000	+/- 0.005 V	0	0	1	1
UNI	23 μs	1	$0 \sim 10 \text{ V}$	0	1	0	0
UNI	28 μs	10	$0 \sim 1 \text{ V}$	0	1	0	1
UNI	140 μs	100	$0 \sim 0.1 \text{ V}$	0	1	1	0
UNI	1300 μs	1000	$0 \sim 0.01 \text{ V}$	0	1	1	1
BI	23 μs	0.5	+/- 10 V	1	0	0	0
BI	28 μs	5	+/- 1 V	1	0	0	1
BI	140 μs	50	+/- 0.1 V	1	0	1	0
BI	1300 μs	500	+/- 0.01 V	1	0	1	1

BI=Bipolar, UNI=Unipolar, X=don't care, N/A=not available

### 2.4.7 A/D Multiplex Control Register

(WRITE) Base+A: A/D Multilexer Control Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X	X	X	X	D3	D2	D1	D0

A/D input channel selection data = 4 bits : D3..D0, D3=MSB, D0=LSB, X=don't care

Single-ended mode: D3..D0

Differential mode: D2..D0, D3=don't care

The A-823PGL/PGH provides 16 single-ended or 8 differential analog input signals. In single-ended mode D3..D0 select the active channel. In differential mode D2..D0 select the active channel and D3 will be don't care.

NOTE: The settling time of multiplexer depend on source resistance of input sources.

source resistance = about 0.1 kOhm  $\rightarrow$  settling time = about 3 µs.

source resistance = about 1 kOhm  $\rightarrow$  settling time = about 5 µs.

source resistance = about 10 kOhm  $\rightarrow$  settling time = about 10  $\mu$ s.

source resistance = about 100 kOhm  $\rightarrow$  settling time = about 100 µs.

Sec 2.4.6 gives information about how to delay the settling time.

### 2.4.8 A/D Mode Control Register

(WRITE) Base+B: A/D Mode Control Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X	X	X	X	X	D2	D1	D0

X=don't care

	JP4 Select Internal Trigger								
Mode Select			Trigger Type		Transfer T	Transfer Type			
D2	D1	D0	Software Trig Pacer Trig		Software	Interrupt	DMA		
0	0	0	X	X	X	X	X		
0	0	1	Select	X	Select	X	X		
0	1	0	X	Select	X	X	Select		
1	1	0	X	Select	Select	Select	X		

X=disable

	JP4 Select External Trigger								
Mode Select Trigger Type				Transfer Type					
D2	2 D1 D0 External Trigger		Software	Interrupt	DMA				
0	0	0	X	X	X	X			
0	0	1	X	X	X	X			
0	1	0	Select	X	X	Select			
1	1	0	Select	Select	Select	X			

The A/D conversion operation can be divided into 2 stage, <u>trigger stage and transfer stage</u>. The trigger stage will generate a trigger signal to A/D converter and the transfer stage will transfer the result to the CPU.

The trigger method may be **internal trigger** or **external trigger**. The internal trigger can be **software trigger** or **pacer trigger**. The software trigger is very simple but can not **control the sampling rate very precisely**. In software trigger mode, the program issues a software trigger command (sec 2.4.9) any time needed. Then the program will poll the A/D status bit until the BUSY bit is 0(sec 2.4.2).

The pacer trigger can control the sampling rate very precisely. So the converted data can be used to reconstruct the waveform of analog input signal. In pacer trigger mode, the pacer timer (sec 2.6) will generate trigger signals to A/D converter periodic. These converted data can be transfer to the CPU by polling or interrupt or DMA transfer method.

The software driver provides three data transfer methods, **polling, interrupt and DMA.** The polling subroutine, A823\_AD\_PollingVar() or A823\_AD\_PollingArray(), set A/D mode control register to **0x01.** This control word means software trigger and polling transfer. The interrupt subroutine, A823\_AD\_INT\_START(...), set A/D mode control mode register to **0x06.** This control word means pacer trigger and interrupt transfer. The DMA subroutine, A823\_AD\_DMA\_START(...), set A/D mode control register to **0x02**. This control word means pacer trigger and DMA transfer.

Please refer to sec. 2.7 for detail information.

### 2.4.9 A/D Software Trigger Control Register

(WRITE) Base+C: A/D Software Trigger Control Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X	X	X	X	X	X	X	X

X=don't care, XXXXXXXX=any 8 bits data is validate

The A/D converter can be triggered by software trigger or pacer trigger. The details information is given in sec. 2.4.8 and sec. 2.7. Writing any value to address BASE+C will generate a trigger pulse to A/D converter and initiated an A/D conversion operation. The address BASE+5 offers a BUSY bit to indicate an A/D conversion complete.

The software driver uses this control word to detect the A-823PGL/PGH hardware board. The software initiates a software trigger and checks the BUSY bit. If the BUSY bit can not clear to zero in a fixed time, the software driver will return an error message. If the I/O BASE address setting error, the BUSY bit will not be clear to zero. The software driver, A823\_CheckAddress(), use this method to detect the correctness of I/O BASE address setting

### 2.4.10 D/O Output Latch Register

(WRITE) Base+D: D/O Output Latch Low Byte Data Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D7	D6	D5	D4	D3	D2	D1	D0

(WRITE) Base+E: D/O Output Latch High Byte Data Format


Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D15	D14	D13	D12	D11	D10	D9	D8


D/O 16 bits output data: D15..D0, D15=MSB, D0=LSB

The A-823PGL/PGH provides 16 TTL compatible digital outputs. The low 8 bits are stored in address **BASE+D.** The high 8 bits are stored in address **BASE+E** 

# 2.5 Digital I/O


The A-823PGL/PGH provides 16 digital input channels and 16 digital output channels. All levels are TTL compatible. The connections diagram and block diagram are given below:





### 2.6 8254 Timer/Counter

The 8254 Programmable timer/counter has 4 registers from Base+0 through Base+3. For detailed programming information about 8254, please refer to Intel's "Microsystem Components Handbook". The block diagram is as below.



The counter0, counter1 and counter2 are all 16 bits counter. The COUT of counter 0 can control counter 1 gate by JP9 setting. The counter1 is a 16 bits timer is used as <u>pacer timer</u>. The software driver, A823\_Delay(), uses counter 0 to implement a machine independent timer for settling time delay (sec. 2.4.6 and sec. 2.4.7). If user doesn't use A823\_Delay(), the counter0 can be used as a general purpose timer/counter.


NOTE: When user call A823\_Delay() to implement a machine independent timer, the JP6 must select internal 2 M clock.

### 2.7 A/D Conversion

This section explains how to use A/D conversions. The A/D conversion can be triggered in any of 3 ways, **by software trigger**, **by pacer trigger or by external trigger** to the A/D converter. At the end of A/D conversion, it is possible to transfer data by any of 3 ways: **polling, interrupt and DMA.** Before use the A/D conversion function, user should notice the following issue:

- A/D data register, BASE+4/BASE+5, store the A/D conversion data (sec. 2.4.2)
- A/D gain control register, BASE+9, select gain (sec. 2.4.6)
- A/D multiplex control register, BASE+A, select analog input (sec. 2.4.7)
- A/D mode control register, BASE+B, select trigger type and transfer type (sec. 2.4.8)
- A/D software trigger control register, BASE+C (sec. 2.4.9)
- JP3 select single-ended or differential input (sec. 2.3.3)
- JP4 select internal/external trigger (sec. 2.3.4)
- JP5 select IRQ level (sec. 2.3.5)
- JP6 select internal/external clock for counter0 (sec. 2.3.6)
- JP7,JP8 select DMA channel (sec. 2.3.7)
- 3 trigger logic : software, pacer, external trigger (sec. 2.4.8)
- 3 transfer logic: polling, interrupt, DMA (sec. 2.4.8)

The block diagram is given below:



### 2.7.1 A/D conversion flow

Before using the A/D converter, the user should setup the following hardware item:

- 1. select single-ended or differential input (JP3) (refer to Sec. 2.9 first)
- 2. select internal trigger or external trigger (JP4)
- 3. select IRQ level if needed (JP5)
- 4. select DMA channel if needed (JP7,JP8)
- 5. select internal clock or external clock for counter0 if needed (JP6)

Then the user must decide which A/D conversion mode will be used. The software driver supports three different modes: **polling, interrupt and DMA.** The user can control the A/D conversion by polling mode very easy (sec. 2.4.9). It is recommended to use the software driver if using interrupt or DMA mode.

The analog input signals come from CN3. These signals may be single-ended or differential type and must match with the setting of JP3.

The multiplexer can select 16 single-ended or 8 differential signals into the gain control module. The settling time of multiplexer depends on the source resistance. Because the software doesn't take care the settling time, the user should delay enough settling time if switching from one channel to next channel. (sec. 2.4.7)

The gain control module also need settling time if gain control code changed. Because the software doesn't take care the settling time, the user should delay enough settling time if gain control code is changed. (sec. 2.4.6)

The software driver provides a machine independent timer, A823\_Delay(), for settling time delay. This subroutine assume that JP6 select internal 2 M clock and use counter0 to implement a machine independent timer. If the user call A823\_delay(), the counter0 will be reserved and can't be used as a user programmable timer/counter.

The output of gain control module feed into the A/D converter. **The A/D converter** needs a trigger signal to start an A/D conversion cycle. The A-823PGL/PGH supports three trigger mode, <u>software</u>, <u>pacer and external trigger</u>. The result of A/D conversion can be transfer into CPU by three modes: <u>polling</u>, <u>interrupt and DMA</u>. The operation mode is introduced in sec. 2.4.8.

### 2.7.2 A/D Conversion Trigger Modes

A-823PGL/PGH supports three trigger modes.

#### 1: Software Trigger:

Write any value to A/D software trigger control register, BASE+A, will initiate an A/D conversion cycle. This mode is very simple but very difficult to control sampling rate.

#### 2: Pacer Trigger Mode:

The block diagram of pacer timer is show in section 2.6. The pacer timer can give very precise sampling rate.

#### 3: Event Trigger Mode:

The block diagram of event trigger timer is show in section 2.6. The jumper setting & programming same as the pacer trigger mode only JP9 set to event trigger enable. This function uses external signal via counter 0 to control gate of counter 1 then the internal pacer trigger signal will be enable or disable by external signal control.

#### 4: External Trigger Mode:

When a rising edge of external trigger signal is applied, an A/D conversion will be performed. The external trigger source comes from pin 17 of CN3.

### 2.7.3 A/D Transfer Modes

A-823PGL/PGH supports three transfer modes.

#### 1: polling transfer:

This mode can be used with all trigger modes. The detail information is given in section 2.4.8. The software scans A/D high byte data register, BASE+5, until BUSY bit = 0.The low byte data is also ready in BASE+4.

#### 2: interrupt transfer:

This mode can be used with pacer trigger or external trigger. The detail information is given in section 2.4.8. The user can set the IRQ level by adjusting JP5. A hardware interrupt signal is sent to the PC when an A/D conversion is completed.

#### 3: DMA transfer:

This mode can be used with pacer trigger or external trigger. The detail information is given in section 2.4.8. The user can set the DMA channel by adjusting JP7, JP8. Two hardware DMA requests signal are sent sequentially to the PC when an A/D conversion is completed. The single mode transfer of 8237 is suggested.

#### If using interrupt or DMA transfer, it is recommended to use A-823 software driver.

### 2.7.4 Using software trigger and polling transfer

If the user needs to direct control the A/D converter without the A-823 software driver. It is recommended to use software trigger and polling transfer. The program steps are listing as below:


- 1. send 0x01 to A/D mode control register (software trigger + polling transfer)
- (refer to Sec. 2.4.8)
- 2. send channel number to multiplexer control register (refer to Sec. 2.4.7)
- 3. send the gain control code value to gain control register (refer to Sec 2.4.6)
- 4. delay the settling time (refer to Sec. 2.4.6 and Sec. 2.4.7)
- 5. send any value to software trigger control register to generate a software rigger signal (refer to Sec. 2.4.9)
- 6. scan the BUSY bit of the A/D high byte data until BUSY bit = 0 (refer to Sec. 2.4.2)
- 7. read the 12 bits A/D data (refer to Sec. 2.4.2)
- 8. convert this 12 bits binary data to the floating point value

### 2.8 D/A Conversion

The A-823PGL/PGH provides two 12 bits D/A converters. Before using the D/A conversion function, user should notice the following issue:

- D/A output register, BASE+4/BASE+5/BASE+6/BASE+7, (sec. 2.4.3)
- JP1 select internal reference voltage -5 V/-10 V (sec. 2.3.1)
- JP2 select internal/external reference voltage (sec. 2.3.3)
- JP3 select unipolar/bipolar operation mode (sec. 2.3.2
- If JP2 select internal and JP1 select -5 V and JP10 select unipolar, the D/A output range from 0 ~ 5 V.
- If JP2 select internal and JP1 select -10 V and JP11 select unipolar, the D/A output range from  $0 \sim 10$  V.
- If JP2 select internal and JP1 select -5 V and JP10 select bipolar , the D/A output range from -5 V  $\sim$  +5 V.
- If JP2 select internal and JP1 select -10 V and JP11 select bipolar , the D/A output range from -10 V  $\sim$  +10 V.
- If JP2 select external, the external reference voltage can be AC/DC +/- 10 V

The block diagram is given as below:



NOTE: The DA output latch registers are designed as "double buffer" structure. The user must send the low byte data first, then send the high byte data to store the DA 12 bits digital data. If the user only sends the high byte data, then the low byte data will be still the previous value. Also if the user sends high byte first then sends low byte, the low byte data of DA is still hold in the previous one.

### D/A output range jumper setting reference table

JP1	JP2	JP10	JP11	D/A Output range
-5 V	Internal	Unipolar	Unipolar	D/A CH0 0~5 V
				D/A CH1 0~5 V
-5 V	Internal	Bipolar	Unipolar	D/A CH0 ±5 V
				D/A CH1 0~5 V
-5 V	Internal	Unipolar	Bipolar	D/A CH0 0~5 V
				D/A CH1 ±5 V
-5 V	Internal	Bipolar	Bipolar	D/A CH0 ±5 V
				D/A CH1 ±5 V
-10 V	Internal	Unipolar	Unipolar	D/A CH0 0~10 V
				D/A CH1 0~10 V
-10 V	Internal	Bipolar	Unipolar	D/A CH0 ±10 V
				D/A CH1 0~10 V
-10 V	Internal	Unipolar	Bipolar	D/A CH0 0~10 V
				D/A CH1 ±10 V
-10 V	Internal	Bipolar	Bipolar	D/A CH0 ±10 V
				D/A CH1 ±10 V

## 2.9 Analog Input Signal Connection

The A-823PGL/PGH can measure single-ended or differential type analog input signal. Some analog signal can be measured in both of single-end or differential mode but some only can be measured in one of the single-ended or differential mode. The user must decide which mode is suitable for measurement.

In general, there are 3 different analog signal connection methods as shown in Fig1 to Fig3. The Fig1 is suitable for grounding source analog input signals. The Fig2 can measure more channels than in the Fig1 but only suitable for large analog input signals. The Fig3 is suitable for thermocouple and the Fig4 is suitable for floating source analog input signals. Note: In Fig3, the maximum common mode voltage between the analog input source and the AGND is 70  $V_{p-p}$ , so the user must make sure that the input signal is under specification first. If the common mode voltage is over 70  $V_{p-p}$ , the input multiplexer will be damaged forever.


The simple way to select the input signal connection configuration is as below.


- 1. Grounding source input signal  $\rightarrow$  select Fig1
- 2. Thermocouple input signal → select Fig3
- 3. Floating source input signal → select Fig4
- 4. If <u>Vin > 0.1 V</u> and <u>gain<=10</u> and need more channels


  → select Fig2

If the user can not make sure the characteristic of input signal, the test steps are given as below:


- 1. Step1: try Fig1 and record the measurement result
- 2. Step2: try Fig4 and record the measurement result
- 3. Step3: try Fig2 and record the measurement result
- 4. Compare the measurement result of step1,step2,step3 and select the best one








**CAUTION**: In Fig3, the maximum common mode voltage between the analog input source and the AGND is  $70 \ V_{D-D}$ , so the user must make sure that the input signal is under specification first. If the common mode voltage is over  $70 \ V_{D-D}$ , the input multiplexer will be damaged forever.



## **Signal Shielding**

- Signal shielding connections in Fig1 to Fig4 are all the same
- Use single-point connection to frame ground (not AGND or DGND)



## 2.10 Using DB-8235 CJC Output

The DB-8235 daughter board built-in CJC Circuitry is provided producing mV per Deg C With 0.0 Volts @ -273 Deg C. The A-823 Should be protected from draughts and direct sunlight in order to accurately reflect room temperature.

#### CJC Calibration:

- 1. Connect the A-823PGL/PGH to DB-8235 CN1
  - 2. Set A-823PGL/PGH to Single-ended Mode
  - 3. set JP1 to 1-2 and JP2 to 2-3 (Single-ended mode)
  - 4.Read the temperature from a digital thermometer placed near D1/D2 (See DB-8235 Layout).
  - 5.Read A-823PGL/PGH analog input channel 0 (single-ended Channel 0)
  - 6. Adjust VR1 until a stable reading of 10 mV per deg C is attained.

For example, when the environment temperature is 24 deg C. the reading value of CJC will be 2.97 V

$$(273 \deg c + 24 \deg c) \times 10 \text{ mV/deg } c = 2.97 \text{ V}$$

You should need an A/D Channel for CJC calibration. Al0 is reserved for CJC calibration use in single ended mode and CH0-HI & CH0-LO is reserved for differential mode. It is recommended to use differential mode if measuring thermocouple.

## 3. Connector

The A-823PGL/PGH provides three connectors. Connector 1, <u>CN1</u>, <u>function as 16 bits digital input</u>. Connector 2, <u>CN2</u>, <u>function as 16 digital output</u>. Connector 3, <u>CN3</u>, <u>function as analog input</u>, <u>analog output or timer/counter input/output</u>.

# 3.1 CN1/CN2/CN3 Pin Assignment

CN1: Digital Input Connector Pin Assignment.

Pin Number	Description	Pin Number	Description
1	Digital Input 0/TTL	2	Digital Input 1/TTL
3	Digital Input 2/TTL	4	Digital Input 3/TTL
5	Digital Input 4/TTL	6	Digital Input 5/TTL
7	Digital Input 6/TTL	8	Digital Input 7/TTL
9	Digital Input 8/TTL	10	Digital Input 9/TTL
11	Digital Input 10/TTL	12	Digital Input 11/TTL
13	Digital Input 12/TTL	14	Digital Input 13/TTL
15	Digital Input 14/TTL	16	Digital Input 15/TTL
17	PCB's GND output	18	PCB's GND output
19	PCB's +5 V output	20	PCB 's +12 V output

CN2: Digital Output Connector Pin Assignment.

Pin Number	Description	Pin Number	Description
1	Digital Output 0/TTL	2	Digital Output 1/TTL
3	Digital Output 2/TTL	4	Digital Output 3/TTL
5	Digital Output 4/TTL	6	Digital Output 5/TTL
7	Digital Output 6/TTL	8	Digital Output 7/TTL
9	Digital Output 8/TTL	10	Digital Output 9/TTL
11	Digital Output 10/TTL	12	Digital Output 11/TTL
13	Digital Output 12/TTL	14	Digital Output 13TL
15	Digital Output 14/TTL	16	Digital Output 15/TTL
17	PCB's GND output	18	PCB's GND output
19	PCB's +5 V output	20	PCB's +12 V output

## FOR SINGLE-ENDED SIGNAL

CN3: Analog input/Analog output/Timer/Counter Connector Pin Assignment.

Pin Number		Pin Number	Description Description
1	Analog Input 0/+	20	Analog Input 8/+
2	Analog Input 1/+	21	Analog Input 9/+
3	Analog Input 2/+	22	Analog Input 10/+
4	Analog Input 3/+	23	Analog Input 11/+
5	Analog Input 4/+	24	Analog Input 12/+
6	Analog Input 5/+	25	Analog Input 13/+
7	Analog Input 6/+	26	Analog Input 14/+
8	Analog Input 7/+	27	Analog Input 15/+
9	PCB's analog GND output	28	PCB's analog GND output
10	PCB's analog GND output	29	PCB's analog GND output
11	D/A's internal -5 V/-10 V	30	D/A channel 0's analog
	voltage reference output		voltage output
12	D/A channel 1's external	31	D/A channel 0's external
	voltage reference input		voltage reference input
13	PCB's +12 V output	32	D/A channel 1's analog
			voltage output
14	PCB's analog GND output	33	User timer/counter's
			GATE control input
15	PCB's digital GND output	34	Timer/counter 1&2's GATE
			control input
16	User timer/counter's output	35	Timer/counter 1's output
17	External trigger source	36	Reserved
	input/TTL		
18	Reserved	37	User timer/counter's external
			clock input (internal=2 M)
19	PCB's +5 V output	XXXXXXX	This pin not available

## FOR DIFFERENTIAL SIGNAL

CN3: Analog input/Analog output/Timer/Counter Connector Pin Assignment.

	s input/maios output/min	<b>01</b> 7 0 0 <b>01</b> 11 <b>00</b> 1 0	
Pin Number	Description	Pin Number	Description
1	Analog Input 0/+	20	Analog Input 0/-
2	Analog Input 1/+	21	Analog Input 1/-
3	Analog Input 2/+	22	Analog Input 2/-
4	Analog Input 3/+	23	Analog Input 3/-
5	Analog Input 4/+	24	Analog Input 4/-
6	Analog Input 5/+	25	Analog Input 5/-
7	Analog Input 6/+	26	Analog Input 6/-
8	Analog Input 7/+	27	Analog Input 7/-
9	PCB's analog GND output	28	PCB's analog GND output
10	PCB's analog GND output	29	PCB's analog GND output
11	D/A's internal -5 V/-10 V	30	D/A channel 0's analog
	voltage reference output		voltage output
12	D/A channel 1's external	31	D/A channel 0's external
	voltage reference input		voltage reference input
13	PCB's +12 V output	32	D/A channel 1's analog
			voltage output
14	PCB's analog GND output	33	User timer/counter's
			GATE control input
15	PCB's digital GND output	34	Timer/counter 1&2's GATE
			control input
16	User timer/counter's output	35	Timer/counter 1's output
17	External trigger source input/TTL	36	Reserved
18	Reserved	37	User timer/counter's external
			clock input (internal=2 M)
19	PCB's +5 V output	XXXXXXX	This pin not available

# 3.2 Daughter Board

The A-823PGL/PGH can be connected with many different daughter boards. The function of these daughter boards are described as follows.

### 3.2.1 DB-8235

The DB-8235 (or ACLD-8125) provides an **on-board CJC** (Cold Junction Compensation) circuit for thermocouple measurement and **terminal block** for easy signal connection and measurement. The CJC is connected to A/D channel\_0. The A-823PGL/PGH can connect CN3 direct to DB-8235 through a 37-pin D-sub connector.

### 3.2.2 DB-37

The DB-37 (or ACLD-9137) is a **general purpose** 37-pin connector. This board directly connects to a 37-pin D-sub connector. It is suitable for easy signal connection and measurement.

### 3.2.3 DB-16P

The DB-16P (or 782 series) is a **16 channel isolated digital input** board. The A-823PGL/PGH provides 16 channel non-isolated TTL-compatible digital inputs from CN1. If connecting to DB-16P, the A-823PGL/PGH can provide 16-channel isolated digital input signals. Isolation can protect PC if abnormal input signal is occurred.

### 3.2.4 DB-16R

The DB-16R (or 785 series) provides **16 channel SPDT relay output.** The A-823PGL/PGH provides 16 channel TTL-compatible digital output from CN2. If connecting to DB-16R, the A-823PGL/PGH can provide 16 channel relay output to control power device.

## 4. Calibration

The A-823PGL/PGH is calibrated to its best state of operation. For environment with large vibration, recalibration is recommended. Before calibrating the A-823PGL/PGH, user should takes care the following issue:

- One 6 digit multimeter
- One stable voltage source (4.9988 V)
- Diagnostic program: this program included in the delivered package will guide the user to proceed the calibration.

# 4.1 Calibration VR Description

There are seven VRs on the A-823PGL/PGH. Calibration need to adjust all seven VRs.

VR Num.	Description
VR1	A/D's offset adjustment
VR2	A/D's gain adjustment
VR3	D/A channel 0's gain adjustment
VR4	D/A channel 1's gain adjustment
VR5	D/A's reference voltage adjustment
VR6	A/D unipolar's offset adjustment
VR7	A/D programmable amplifier's offset adjustment
VR8	D/A CH1 Bipolar's offset adjustment
VR9	D/A CH0 Bipolar's offset adjustment

# 4.2 D/A Calibration Steps

### D/A unipolar calibration

- 1. Run A-823DIAG.EXE
- 2. Press "Right Arrow Key" to select "CALIBRATION" item
- 3. Press "Down Arrow Key" to select "G. D/A REFERENCE" item.
- 4. Press "Enter Key"
- 5. Connect VREF, pin 11 of CN3, to DVM (DC Voltage Meter)
- 6. Adjust VR5 until DVM=4.9988 V
- 7. Press "ESC Key"
- 8. Select & Execute "A. D/A REFERENCE 1" item
- 9. Connect D/A channel 0, pin 30 of CN3, to DVM
- 10. Adjust VR3 until DVM=4.9988 V
- 11. Press "ESC Key"
- 12. Select & Execute "B. D/A REFERENCE2" item
- 13. Connect D/A channel 1, pin 32 of CN3, to DVM
- 14. Adjust VR4 until DVM=4.9988 V

### D/A Bipolar calibration

- 15. When the D/A unipolar calibration is ready.
- 16. Setting JP9/JP10 to Bipolar mode (JP9 for D/A CH0, JP10 for D/C CH1)
- 17. Write 0x0800 to D/A CH0 then adjust VR8 until D/A CH0 output 0 V
- 18. Write 0x0800 to D/A CH1 then adjust VR9 until D/A CH1 output 0 V

# 4.3 A/D Calibration Steps

- 1. Run A-823DIAG.EXE
- 2. Press "Right Arrow Key" to select "CALIBRATION" item
- 3. Press "Down Arrow Key" to select "C. A/D REFERENCE" item.
- 4. Press "Enter Key"
- 5. Input stable 4.9988 V to A/D channel 0, pin 1 of CN3
- Adjust VR2 until A/D data shown in screen between 4094 to 4095
- 7. Press "ESC Key"
- 8. Select & Execute "D. A/D OFFSET" item
- 9. Input stable 0 V to A/D channel 0, pin1 of CN3
- 10. Adjust VR1 until A/D data shown in screen between 2048 to 2049
- 11. Press "ESC Key"
- 12. Repeat step 3 to step 11 until no need to adjust VR2, VR1
- 13. Select & Execute "E. PGA OFFSET" item
- 14. Input stable 0 V to A/D channel 0, pin 1 of CN3
- 15. Adjust VR7 until A/D data shown in screen between 2048 to 2049
- 16. Press "ESC Key"
- 17. Select & Execute "F. PGA REFERENCE" item
- 18. Input stable 0 V to A/D channel 0, pin1 of CN3
- 19. Adjust VR6 until A/D data shown in screen between 0 to 1


# 5. Diagnostic Utility

## 5.1 Introduction

The diagnostic utility, A-823DIAG.EXE, is a menu-driven program which give you complete testing of the A-823PGL/PGH board. When you doubt the operation of A-823PGL/PGH board, run the diagnostic utility to check the function of the board. To run the diagnostic utility, change to the sub directory used in the installation process (C:\A-823 for example). Then typing "A-823DIAG" <Enter> to start. These steps are shown as following:

C:\>CD A-823 <Enter>
C:\A-823>CD DIAG <Enter>
C:\A-823\DIAG>A-823DIAG <Enter>


A configuration file, named A-823.CFG, associated with the A-823DIAG.EXE. The configuration of the A-823PGL/PGH board is recorded in this file. The information includes the board's I/O base address, interrupt number and DMA channel number used by A-823PGL/PGH. During A-823DIAG running, if you do some adjustment, the change will not be saved automatically. So the user must select the save function to save the changes. When the A-823DIAG.EXE beginning, it will automatically check if the jumper setting of I/O base address is identical to the value stored in configuration file. If the address is not identical, an error message will appear to warn you. The screen is shown as below.



Although you can continue the A-823DIAG by press any key, it is recommended to correct this situation by setting the proper jumper setting. Because many operation in the A-823DIAG, the I/O base address is check firstly. And it don't work if the error occurs

## 5.2 Running the Diagnostic Utility

The initialization screen of A-823DIAG is shown as below. As you can see, there are five main menu in the initialization screen. They are Setup, Calibration, FunctionTest, sPecialTest and Help. Use the Left or Right key to select the main menu. A main menu with highlight means it is selected, and some menu items are associated with it. Then using the Up or Down key to select the menu item, also the selected menu item will be highlighted. Alternately, the user can press the command key to highlight the menu item. A command key in a menu item is the character which is highlighted. To proceed to a function associated the highlighted menu item, just press <Enter>. And press <Esc> to abort the current function.




### 5.2.1 **Setup**

The Setup main menu allows user to setup the board configuration. There are six functions in this item, Card type, Base Addresss, DMA no, IRQ no, Save option, eXit.


Card type: **<Up/Down>** key to select A-823PGL/PGH, **<Enter>** key to select Base Address: **<Up/Down>** key to select base address, **<Enter>** key to select


DMA no : <Up/Down> key to select DMA no, <Enter> key to select IRQ no : <Left/Right> key to select IRQ no, <Enter> key to select Save option : <Left/Right> key to select yes/no, <Enter> key to select

eXit : <Left/Right> key to select yes/no, <Enter> key to select




#### DMA no and IRQ no selection screen






### 5.2.2 CALIBRATION

The CALIBRATION main menu contains ten menu items: those are, D/A Reference voltage, D/A Channel 0 gain, D/A channel 1 gain, A/D Gain, A/D Offset, A/D Bipolar Offset, A/D Unipolar Offset. These items are about calibration the A-823PGL/PGH. CALIBRATION main menu, a graphic presentation of the A-823PGL/PGH board's layout shown. The calibration will become as a visual process to release user's effort. To keep the optimal performance and correct precision for the board, it is needed to calibrate the board after working a long time period. There are seven VRs need to be tuned in calibration process. When you highlight one of the first seven menu item, the associated VR is blinking. And a message window will appear to indicate you how to tune the VRs. The main menu screen is shown as below.




### 5.2.3 FUNCTION TEST

The FUNCTION TEST main menu contains seven menu items: those are D/A TEST, Digital I/O, A/D MULTIPLEX, A/D use IRQ, A/D use DMA, A/D GAIN, Timer 0. The main memu is shown as below.




If selecting "D/A TEST" item, the screen is shown as below.

### <<u>D/A TEST > test screen</u>



- assume D/A output range  $0 \sim 5 \text{ V}$
- send D/A output to both channels simultaneously
- press pause screen, press again release screen
- press <Up> key to increase screen delay
- press <Down > key to delay screen delay
- press <ESC> key to quit

#### < Digital I/O> test screen




- assume CN1 direct connect to CN2
- a 16 bits up counter is send to 16 channel DO
- 16 channel DO direct connect to 16 channel DI
- 16 channel DI are readback and show in screen
- DO == DI  $\rightarrow$  show OK in screen
- DO != DI  $\rightarrow$  show Error in screen
- press pause screen, press again release screen
- press <Up> key to increase screen delay
- press <Down > key to delay screen delay
- press <ESC> key to quit

### <A/D Multiplexer> test screen

Setup Calibration Funct	ionTest s	ecialTest	elp
		[Polling] =	 1
	Test count=1515		
	Channel	Value	
	0	4.795V	
	1	3.972V	
	2	3.967V	
	3	3.301V	
	4	4.009V	
	5	3.262V	
	6	2.651V	
	7	1.948V	
	8	1.274V	
	9	0.925V	
	10	0.674V	
	11	0.439V	
	12	0.356V	
	13	0.049V	
	14	-0.195V	
	15	-0.459V	
A822PGH —			
Base address=0x200 IrqNo=15 DmaNo=1			


- assume 16 channel single-ended, bipolar, gain=1, analog input signals
- input range from -5 V  $\sim$  +5 V
- continue scan between 16 channel
- press <ESC> key to quit

#### <A/D use IRQ> test screen




- assume single-ended, bipolar, gain=1
- use <PgUp> key to select the next channel
- use <PgDn> key to select the previous channel
- use <Up>/<Down> key to adjust C1
- use <Left>/<Right> key to adjust C2
- sampling rate = pacer timer rate = 2000/(C1\*C2) K
- use key to pause screen, use next key to release screen
- use <ESC> to quit
- A/D mode control register= $0x06 \rightarrow$  select pacer trigger and use interrupt transfer
- one cycle sample 1000 A/D data continue
- minimal/maximal/average value shown in screen

#### <A/D use DMA> test screen




- assume single-ended, bipolar, gain=1
- use <PgUp> key to select the next channel
- use <PgDn> key to select the previous channel
- use <Up>/<Down> key to adjust C1
- use <Left>/<Right> key to adjust C2
- sampling rate = pacer timer rate = 2000/(C1\*C2) K
- use key to pause screen, use next key to release screen
- use <ESC> to quit
- A/D mode control register= $0x02 \rightarrow$  select pacer trigger and use DMA transfer
- one cycle sample 1000 A/D data continue
- minimal/maximal/average value shown in screen

#### <DA GAIN> test screen



- assume single-ended, bipolar, gain=1, A/D channel 0 connect to D/A channel 0
- use <Up>/<Down> key to adjust gain control code
- use <Left>/<Right> key to adjust D/A output value
- use software trigger and polling transfer mode
- press <ESC> key to quit


### <Timer 0> test screen



- assume JP6 select internal 2 M clock
- If the counter0 is normal, the value will increment automatically. If the value is a fixed value, the counter0

### 5.2.4 SPECIAL TEST

The SPECIAL TEST main menu contains four menu items: those are D/A Volt Set, DIO Bit Pattern, IRQ Clock Test and DMA Clock Test. These functions are reserved for factory testing.



## 5.2.5 Help

The Help menu will show the software version as below.

